文化大學機構典藏 CCUR:Item 987654321/41893
English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 46833/50693 (92%)
造訪人次 : 11847899      線上人數 : 474
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧：
  • 您可在西文檢索詞彙前後加上"雙引號"，以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋，建議至進階搜尋限定作者欄位，可獲得較完整資料
    •  進階搜尋
    主頁 ‧ 登入 ‧ 上傳 ‧ 說明 ‧ 關於CCUR ‧ 管理 到手機版


    請使用永久網址來引用或連結此文件: https://irlib.pccu.edu.tw/handle/987654321/41893


    題名: VLSI implementation of an ultra-low-cost and low-power image compressor for wireless camera networks
    作者: Chen, SL (Chen, Shih-Lun)
    Nie, J (Nie, Jing)
    Lin, TL (Lin, Ting-Lan)
    Chung, RL (Chung, Rih-Lung)
    Hsia, CH (Hsia, Chih-Hsien)
    Liu, TY (Liu, Tse-Yen)
    Lin, SY (Lin, Szu-Yin)
    Wu, HX (Wu, Hai-Xia)
    貢獻者: 電機工程系
    關鍵詞: CAPSULE
    日期: 2018-04
    上傳時間: 2019-01-17 16:17:02 (UTC+8)
    摘要: In this paper, a novel hardware-oriented color image compression algorithm based on digital halftoning and block truncation coding (BTC) techniques is proposed for very large-scale integration (VLSI) implementation. The proposed technique consists of a threshold generator, a bitmap generator, a BTC training module, a predictor, and a signed Golomb-Rice coding module. Because the wireless camera network is developed for perceiving, measuring, and collecting information from the environment, each camera sensing node should be designed to achieve low cost, small size, high compression rates, and low power consumption. Hence, a novel low-complexity, high-performance, transform-free, hardware-oriented color image compression algorithm based on digital halftoning and BTC is proposed. In order to achieve the performance of compressing images in real time, the proposed color image compression algorithm was realized by a VLSI technique. The VLSI architecture in this work contains only 8.1-k gate counts, and the core area is 81,000 mu m(2) synthesized using a TSMC 0.18-mu m CMOS process. The operating frequency of this work is 100 MHz and consumes 2.91 mW, which is efficient to develop wireless electronic systems with the demand of color image compression in real time. Compared with JPEG- and JPEG-LS-based designs, this work reduces gate counts by at least 71.1 % and power consumption by 53 % and only requires a one-line-buffer memory.
    顯示於類別:[電機工程系] 期刊論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML208檢視/開啟


    檢視Licence

    在CCUR中所有的資料項目都受到原著作權保護.

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋