This paper showcases a low-power demodulator for medical implant communication services (MICS) applications. Complementary shunt resistive feedback, current reuse configuration, and sub-threshold LO driving techniques are proposed to achieve ultra-low power consumption. The chip has been implemented in standard CMOS process and consumes only 260-mu W.
關聯:
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS 卷: 26 期: 2
