文化大學機構典藏 CCUR:Item 987654321/23900
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 46833/50693 (92%)
造访人次 : 11853437      在线人数 : 56
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻
    主页登入上传说明关于CCUR管理 到手机版


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://irlib.pccu.edu.tw/handle/987654321/23900


    题名: 金屬/高介電/矽 閘極結構製作與電性之特性研究
    作者: 簡瑋志
    贡献者: 數位機電科技研究所
    关键词: TiN
    Al-Si-Cu
    Al
    HfSiO
    日期: 2011
    上传时间: 2012-12-06 11:14:06 (UTC+8)
    摘要: 隨著CMOS元件不斷的微縮,傳統的二氧化矽會越來越薄因而導致穿隧電流的增加、閘極漏電流大幅增加,而形成所謂的穿隧效應。高介電係數材料之使用,能有效的改善漏電流的發生。而現今金屬閘極使用金屬或金屬氮化物取代多晶矽(Poly-Si)有著高熱穩定性(thermal stability)、低閘極片電阻特性及與高介電係數薄膜有著較高的相容性。
    本實驗是針對矽氧化鉿(HfSiO)高介電係數薄膜,經由有機金屬高介電薄膜沉積系統(MOCVD)沉積,然後再將試片置入多層金屬濺鍍系統(FSE Cluster PVD)進行鍍氮化鈦(TiN)電極的動作,探討金屬閘極製程對高介電係數薄膜的影響。也藉由TEM的觀察來探討矽氧化鉿與矽基板之間的界面品質問題。最後將試片以金屬/絕緣層/半導體(MIS)之電容結構針對電容對電壓(C-V)及電流密度對電壓(J-V)做電性分析,探討金屬閘極在不同的厚度下之影響及變化。
    實驗結果顯示HfSiO/Si之間的中介層會因為濺鍍TiN時在含有高濃度N2的氛圍下,由於厚度的增長,薄膜在其時間就越長,而有效的使中介層有效的地減薄,因此可以得知N2對於中介層的抑制有良好的效果,對於介面品質和遲滯現象的改善也有極大的幫助。

    As Complementary Metal Oxide Semiconductor (CMOS) devices
    continue to shrink, the traditional thin silicon dioxide (SiO2) result in the
    increase of tunneling current. A substantial increase of gate leakage
    current , and formation of the so-called tunneling effect. The high
    dielectric constant materials have been used to can effectively improve
    the occurrence of leakage current.Metal gate use the metal nitride to
    replace the poly-Si because it have high thermal stability, low gate sheet
    resistance and higher compatibility with high-k gate dielectric materials.
    In this experiment ,we use metal organic chemical vapor deposition
    (MOCVD) system depositing the HfSiO film. A metal mask be placed on
    the sample surface and go through TiN metal sputtering by FSE Cluster
    Physical vapor deposition system. The deposition of TiN is used as the
    positive electrodes. Explore the process of metal gate high-k film effects.
    TEM observed the interfacial quality between hafnium and silicon
    substrate. The electrical sample was constructed from MIS capacitor. The
    metal gate in different thickness and changes was measured by C-V curve
    and J-V curve.
    The results showed that the interfacial layer between HfSiO and Si
    substrate. With N2 treatment, the interfacial layer can be inhibited and
    found good effect. Besides, it can significantly reduce the interface
    defects and improve device performance.
    显示于类别:[機械工程系暨機械工程學系數位機電研究所] 博碩士論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML351检视/开启


    在CCUR中所有的数据项都受到原著作权保护.


    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回馈